OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [m68k/] [interrupt-1.c] - Rev 691

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2" } */
/* { dg-final { scan-assembler "j(ra|mp)\[ \t\]*interrupt_sibcall" } } */
/* { dg-final { scan-assembler "j(b|)sr\[ \t\]*interrupt_call" } } */
/* { dg-final { scan-assembler "j(ra|mp)\[ \t\]*normal_sibcall" } } */
 
void normal_sibcall (void);
void interrupt_call (void);
void __attribute ((interrupt)) interrupt_sibcall (void);
 
void normal (void)
{
  normal_sibcall ();
}
 
void __attribute ((interrupt)) interrupt (void)
{
  interrupt_call ();
}
 
void __attribute ((interrupt)) interrupt_2 (void)
{
  interrupt_sibcall ();
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.