URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [405-macchwu-2.c] - Rev 697
Go to most recent revision | Compare with Previous | Blame | View Log
/* Test generation of macchwu. on 405. */ /* Origin: Joseph Myers <joseph@codesourcery.com> */ /* { dg-do compile } */ /* { dg-require-effective-target ilp32 } */ /* { dg-options "-O2 -mcpu=405" } */ /* { dg-skip-if "other options override -mcpu=405" { ! powerpc_405_nocache } { "*" } { "" } } */ /* { dg-final { scan-assembler "macchwu\\. " } } */ unsigned int f(unsigned int a, unsigned int b, unsigned int c) { a += (unsigned short)b * (c >> 16); if (!a) return 10; return a; }
Go to most recent revision | Compare with Previous | Blame | View Log