OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-25.c] - Rev 801

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -O2 -Wall" } */
 
 
#define vector __attribute__((__vector_size__(16) ))
vector int f()
{
  int t = 4;
  return (vector int){t,t,t,t};
}
vector int f1()
{
  return (vector int){4,4,4,4};
}
 
/* We should be able to materialize the constant vector without
   any lvewx instructions as it is constant. */
/* { dg-final { scan-assembler-not "lvewx" } } */
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.