OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [pr48053-2.c] - Rev 691

Compare with Previous | Blame | View Log

/* Test for ICE arising from VSX code generation.  */
/* { dg-do compile } */
/* { dg-options "-O3 -mcpu=power7" } */
/* { dg-require-effective-target powerpc_vsx_ok } */
 
struct timeval
{
  long tv_sec;
  long tv_usec;
};
 
extern char *bar (struct timeval *);
int *error;
 
void
foo (void *ptr)
{
  struct timeval tm;
  long n1, n2;
 
  if (!ptr)
    {
      *error = 1;
      n1 = -1;
      n2 = -1;
    }
  else
    {
      n1 = 0;
      n2 = *error;
    }
 
  tm.tv_sec = n1;
  tm.tv_usec = n2;
 
  if (*error)
    bar (&tm);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.