URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libgcc/] [config/] [epiphany/] [ieee-754/] [eqsf2.S] - Rev 747
Go to most recent revision | Compare with Previous | Blame | View Log
/* Copyright (C) 2008, 2009 Free Software Foundation, Inc.
Contributed by Embecosm on behalf of Adapteva, Inc.
This file is part of GCC.
GCC is free software; you can redistribute it and/or modify it under
the terms of the GNU General Public License as published by the Free
Software Foundation; either version 3, or (at your option) any later
version.
GCC is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
for more details.
Under Section 7 of GPL version 3, you are granted additional
permissions described in the GCC Runtime Library Exception, version
3.1, as published by the Free Software Foundation.
You should have received a copy of the GNU General Public License and
a copy of the GCC Runtime Library Exception along with this program;
see the files COPYING3 and COPYING.RUNTIME respectively. If not, see
<http://www.gnu.org/licenses/>. */
#include "../epiphany-asm.h"
/* Assumption: NaNs have all bits 10..30 and one of bit 0..9 set. */
FSTAB (__eqsf2,T_INT)
.global SYM(__eqsf2)
.balign 4
HIDDEN_FUNC(__eqsf2)
SYM(__eqsf2):
sub TMP0,r0,r1
beq .Lno_bdiff
orr TMP0,r0,r1
add TMP0,TMP0,TMP0
rts
.Lno_bdiff:
#ifndef FLOAT_FORMAT_MOTOROLA
mov TMP0,0xffff
movt TMP0,0x7f
add TMP0,TMP0,r0
#else
add TMP0,r0,0x3ff
#endif
eor TMP0,TMP0,r0
lsr TMP0,TMP0,31
rts
ENDFUNC(__eqsf2)
Go to most recent revision | Compare with Previous | Blame | View Log