URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libgcc/] [config/] [epiphany/] [umodsi3-float.S] - Rev 848
Go to most recent revision | Compare with Previous | Blame | View Log
/* Unsigned 32 bit division optimized for Epiphany.Copyright (C) 2009, 2011 Free Software Foundation, Inc.Contributed by Embecosm on behalf of Adapteva, Inc.This file is part of GCC.This file is free software; you can redistribute it and/or modify itunder the terms of the GNU General Public License as published by theFree Software Foundation; either version 3, or (at your option) anylater version.This file is distributed in the hope that it will be useful, butWITHOUT ANY WARRANTY; without even the implied warranty ofMERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNUGeneral Public License for more details.Under Section 7 of GPL version 3, you are granted additionalpermissions described in the GCC Runtime Library Exception, version3.1, as published by the Free Software Foundation.You should have received a copy of the GNU General Public License anda copy of the GCC Runtime Library Exception along with this program;see the files COPYING3 and COPYING.RUNTIME respectively. If not, see<http://www.gnu.org/licenses/>. */#include "epiphany-asm.h"/* Because we handle a divident with bit 31 set with truncating integerarithmetic, there is no rounding-related overflow. */FSTAB (__umodsi3,T_UINT).global SYM(__umodsi3).balign 4HIDDEN_FUNC(__umodsi3)SYM(__umodsi3):float r2,r0mov TMP1,%low(0xb0800000) ; ??? this would be faster with small datafloat TMP2,r1movt TMP1,%high(0xb0800000)asr TMP0,r0,8sub TMP0,TMP0,TMP1mov TMP1,%low(.L0step)movgteu r2,TMP0sub r2,r2,TMP2blteu .L0stepasr r2,r2,23movt TMP1,%high(.L0step)lsl TMP2,r2,3lsl r2,r1,r2` sub r2,r0,r2` movgteu r0,r2 ; STEP(r2)sub r2,TMP1,TMP2jr r2#define STEP(n) lsl.l r2,r1,n` sub r2,r0,r2` movgteu r0,r2.balign 8,,2STEP(31)` STEP(30)` STEP(29)` STEP(28)`STEP(27)` STEP(26)` STEP(25)` STEP(24)`STEP(23)` STEP(22)` STEP(21)` STEP(20)`STEP(19)` STEP(18)` STEP(17)` STEP(16)`STEP(15)` STEP(14)` STEP(13)` STEP(12)`STEP(11)` STEP(10)` STEP(9)` STEP(8)`STEP(7)` STEP(6)` STEP(5)` STEP(4)` STEP(3)` STEP(2)` STEP(1).L0step:STEP(0).Lret_r0:rtsENDFUNC(__umodsi3)
Go to most recent revision | Compare with Previous | Blame | View Log
