OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libgcc/] [config/] [lm32/] [t-lm32] - Rev 768

Go to most recent revision | Compare with Previous | Blame | View Log

LIB2ADD += \
        $(srcdir)/config/lm32/_ashlsi3.S \
        $(srcdir)/config/lm32/_ashrsi3.S \
        $(srcdir)/config/lm32/_lshrsi3.S \
        $(srcdir)/config/lm32/_mulsi3.c \
        $(srcdir)/config/lm32/_udivmodsi4.c \
        $(srcdir)/config/lm32/_divsi3.c \
        $(srcdir)/config/lm32/_modsi3.c \
        $(srcdir)/config/lm32/_udivsi3.c \
        $(srcdir)/config/lm32/_umodsi3.c

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.