OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [libgcc/] [config/] [picochip/] [t-picochip] - Rev 801

Go to most recent revision | Compare with Previous | Blame | View Log

# Prevent some of the more complicated libgcc functions from being
# compiled.  This is because they are generally too big to fit into an
# AE anyway, so there is no point in having them.  Also, some don't
# compile properly so we'll ignore them for the moment.
LIB1ASMSRC = picochip/lib1funcs.S
LIB1ASMFUNCS = _mulsc3 _divsc3

# Compile the extra library functions.
LIB2ADD = \
        $(srcdir)/config/picochip/ashrsi3.S             \
        $(srcdir)/config/picochip/ashlsi3.S             \
        $(srcdir)/config/picochip/divmodhi4.S           \
        $(srcdir)/config/picochip/udivmodhi4.S          \
        $(srcdir)/config/picochip/divmodsi4.S           \
        $(srcdir)/config/picochip/udivmodsi4.S          \
        $(srcdir)/config/picochip/divmod15.S            \
        $(srcdir)/config/picochip/ucmpsi2.S             \
        $(srcdir)/config/picochip/cmpsi2.S              \
        $(srcdir)/config/picochip/clzsi2.S                      \
        $(srcdir)/config/picochip/adddi3.S                      \
        $(srcdir)/config/picochip/subdi3.S                      \
        $(srcdir)/config/picochip/lshrsi3.S             \
        $(srcdir)/config/picochip/parityhi2.S           \
        $(srcdir)/config/picochip/popcounthi2.S

# Special libgcc setup. Make single/double floating point the same,
# and use our own include files.
HOST_LIBGCC2_CFLAGS += -DDF=SF -I../../includes/

# Switch off all debugging for the embedded libraries.
# (embedded processors need small libraries by default).
# NOTE: If the debug level is increased, turn off instruction scheduling.
LIBGCC2_DEBUG_CFLAGS = -g0

# Turn off the building of exception handling libraries.
LIB2ADDEH =

# Turn off ranlib on target libraries.
RANLIB_FOR_TARGET = cat

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.