OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arc/] [sshift.d] - Rev 816

Compare with Previous | Blame | View Log

#objdump: -dr
#name: @OC@

# Test the @OC@ insn.

.*: +file format elf32-.*arc

Disassembly of section .text:
00000000 1800@I3+80@00  @OC@ r0,r1
00000004 1b6e@I3+00@00  @OC@ fp,sp
00000008 181f@I3+80@00  @OC@ r0,0
0000000c 183f@I3+81@ff  @OC@ r1,-1
00000010 1fe1@I3+00@00  @OC@ 0,r2
00000014 1fe1@I3+81@ff  @OC@ -1,r3
00000018 189f@I3+80@ff  @OC@ r4,255
0000001c 1fe2@I3+80@ff  @OC@ 255,r5
00000020 18df@I3+81@00  @OC@ r6,-256
00000024 1fe3@I3+81@00  @OC@ -256,r7
00000028 191f@I3+00@00  @OC@ r8,256
00000030 193f@I3+00@00  @OC@ r9,-257
00000038 1fc5@I3+00@00  @OC@ 511,r10
00000040 197f@I3+00@00  @OC@ r11,1111638594
00000048 1fc6@I3+00@00  @OC@ 305419896,r12
00000050 1fff@I3+00@ff  @OC@ 255,256
00000058 1fdf@I3+80@ff  @OC@ 256,255
00000060 181f@I3+00@00  @OC@ r0,0
                RELOC: 00000064 R_ARC_32 foo
00000068 1945@I3+80@01  @OC@.eq r10,r11
0000006c 1986@I3+80@02  @OC@.ne r12,r13
00000070 19df@I3+00@0b  @OC@.lt r14,0
00000078 19ff@I3+00@09  @OC@.gt r15,512
00000080 1800@I3+81@00  @OC@.f r0,r1
00000084 185e@I3+80@01  @OC@.f r2,1
00000088 1fa2@I3+00@00  @OC@.f 0,r4
0000008c 18bf@I3+01@00  @OC@.f r5,512
00000094 1fc3@I3+01@00  @OC@.f 512,r6
0000009c 1fdf@I3+01@00  @OC@.f 512,512
000000a4 1800@I3+81@01  @OC@.eq.f r0,r1
000000a8 183f@I3+01@02  @OC@.ne.f r1,0
000000b0 1fc1@I3+01@0b  @OC@.lt.f 0,r2
000000b8 1fc1@I3+01@09  @OC@.gt.f 1,r2
000000c0 181f@I3+01@0c  @OC@.le.f r0,512
000000c8 1fc1@I3+01@0a  @OC@.ge.f 512,r2
000000d0 1fdf@I3+01@04  @OC@.n.f 512,512

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.