OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [arm3.d] - Rev 832

Go to most recent revision | Compare with Previous | Blame | View Log

# name: ARM 3 instructions
# as: -mcpu=arm3
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+0 <[^>]*> e1080091 ?  swp     r0, r1, \[r8\]
0+4 <[^>]*> e1423093 ?  swpb    r3, r3, \[r2\]
0+8 <[^>]*> a1454091 ?  swpbge  r4, r1, \[r5\]
0+c <[^>]*> e1a00000 ?  nop                     \(mov r0,r0\)

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.