URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [req.l] - Rev 832
Go to most recent revision | Compare with Previous | Blame | View Log
[^:]*: Assembler messages:[^:]*:18: Error: ARM register expected -- `add foo,foo,foo'[^:]*:21: Warning: ignoring attempt to undefine built-in register 'r0'[^:]*:41: Warning: ignoring redefinition of register alias 'FOO'
Go to most recent revision | Compare with Previous | Blame | View Log