OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [thumb2_bcond.d] - Rev 816

Compare with Previous | Blame | View Log

# as:
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]+> bf18              it      ne
0+002 <[^>]+> e7fd              bne.n   0+0 <[^>]+>
0+004 <[^>]+> bf38              it      cc
0+006 <[^>]+> f7ff bffb         bcc.w   0+0 <[^>]+>
0+00a <[^>]+> bf28              it      cs
0+00c <[^>]+> f7ff fff8         blcs    0+0 <[^>]+>
0+010 <[^>]+> bfb8              it      lt
0+012 <[^>]+> 47a8              blxlt   r5
0+014 <[^>]+> bf08              it      eq
0+016 <[^>]+> 4740              bxeq    r8
0+018 <[^>]+> bfc8              it      gt
0+01a <[^>]+> e8d4 f001         tbbgt   \[r4, r1\]
0+01e <[^>]+> bfb8              it      lt
0+020 <[^>]+> df00              svclt   0
0+022 <[^>]+> bfdc              itt     le
0+024 <[^>]+> be00              bkpt    0x0000
0+026 <[^>]+> bf00              nople
0+028 <[^>]+> bf00              nop
0+02a <[^>]+> bf00              nop

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.