URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [thumb2_it.d] - Rev 856
Go to most recent revision | Compare with Previous | Blame | View Log
# name: Mixed 16 and 32-bit Thumb conditional instructions
# as: -march=armv6kt2
# objdump: -dr --prefix-addresses --show-raw-insn
# Many of these patterns use "(eq|s)". These should be changed to just "eq"
# once the disassembler is fixed. Likewise for "(eq)?"
.*: +file format .*arm.*
Disassembly of section .text:
0+000 <[^>]+> bf05 ittet eq
0+002 <[^>]+> 1880 add(eq|s) r0, r0, r2
0+004 <[^>]+> 4440 add(eq)? r0, r8
0+006 <[^>]+> 1888 add(ne|s) r0, r1, r2
0+008 <[^>]+> eb11 0002 adds(eq)?.w r0, r1, r2
0+00c <[^>]+> 4410 add r0, r2
0+00e <[^>]+> 4440 add r0, r8
0+010 <[^>]+> 1880 adds r0, r0, r2
0+012 <[^>]+> eb10 0008 adds.w r0, r0, r8
0+016 <[^>]+> 1888 adds r0, r1, r2
0+018 <[^>]+> bf0a itet eq
0+01a <[^>]+> 4310 orr(eq|s) r0, r2
0+01c <[^>]+> ea40 0008 orr(ne)?.w r0, r0, r8
0+020 <[^>]+> ea50 0002 orrs(eq)?.w r0, r0, r2
0+024 <[^>]+> ea40 0002 orr.w r0, r0, r2
0+028 <[^>]+> ea40 0008 orr.w r0, r0, r8
0+02c <[^>]+> 4310 orrs r0, r2
0+02e <[^>]+> bf01 itttt eq
0+030 <[^>]+> 4090 lsl(eq|s) r0, r2
0+032 <[^>]+> fa00 f008 lsl(eq)?.w r0, r0, r8
0+036 <[^>]+> fa01 f002 lsl(eq)?.w r0, r1, r2
0+03a <[^>]+> fa10 f002 lsls(eq)?.w r0, r0, r2
0+03e <[^>]+> bf02 ittt eq
0+040 <[^>]+> 0048 lsl(eq|s) r0, r1, #1
0+042 <[^>]+> ea4f 0048 mov(eq)?.w r0, r8, lsl #1
0+046 <[^>]+> ea5f 0040 movs(eq)?.w r0, r0, lsl #1
0+04a <[^>]+> fa00 f002 lsl.w r0, r0, r2
0+04e <[^>]+> 4090 lsls r0, r2
0+050 <[^>]+> ea4f 0041 mov.w r0, r1, lsl #1
0+054 <[^>]+> 0048 lsls r0, r1, #1
0+056 <[^>]+> bf01 itttt eq
0+058 <[^>]+> 4288 cmp(eq)? r0, r1
0+05a <[^>]+> 4540 cmp(eq)? r0, r8
0+05c <[^>]+> 4608 mov(eq)? r0, r1
0+05e <[^>]+> ea5f 0001 movs(eq)?.w r0, r1
0+062 <[^>]+> bf08 it eq
0+064 <[^>]+> 4640 mov(eq)? r0, r8
0+066 <[^>]+> 4608 mov(eq)? r0, r1
0+068 <[^>]+> 1c08 adds r0, r1, #0
0+06a <[^>]+> ea5f 0008 movs.w r0, r8
0+06e <[^>]+> bf01 itttt eq
0+070 <[^>]+> 43c8 mvn(eq|s) r0, r1
0+072 <[^>]+> ea6f 0008 mvn(eq)?.w r0, r8
0+076 <[^>]+> ea7f 0001 mvns(eq)?.w r0, r1
0+07a <[^>]+> 42c8 cmn(eq)? r0, r1
0+07c <[^>]+> ea6f 0001 mvn.w r0, r1
0+080 <[^>]+> 43c8 mvns r0, r1
0+082 <[^>]+> bf02 ittt eq
0+084 <[^>]+> 4248 neg(eq|s) r0, r1
0+086 <[^>]+> f1c8 0000 rsb(eq)? r0, r8, #0 ; 0x0
0+08a <[^>]+> f1d1 0000 rsbs(eq)? r0, r1, #0 ; 0x0
0+08e <[^>]+> f1c1 0000 rsb r0, r1, #0 ; 0x0
0+092 <[^>]+> 4248 negs r0, r1
Go to most recent revision | Compare with Previous | Blame | View Log