OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [bfin/] [expected_comparison_errors.l] - Rev 38

Go to most recent revision | Compare with Previous | Blame | View Log

.*: Assembler messages:
.*:1: Error: AREGs are in bad order or same. Input text was A0.
.*:2: Error: AREGs are in bad order or same. Input text was A1.
.*:3: Error: AREGs are in bad order or same. Input text was A0.
.*:4: Error: AREGs are in bad order or same. Input text was a0.
.*:5: Error: AREGs are in bad order or same. Input text was a1.
.*:6: Error: AREGs are in bad order or same. Input text was a0.
.*:7: Error: AREGs are in bad order or same. Input text was a0.
.*:8: Error: AREGs are in bad order or same. Input text was a1.
.*:9: Error: AREGs are in bad order or same. Input text was a0.
.*:10: Error: Compare only of same register class. Input text was P0.
.*:11: Error: Compare only of same register class.
.*:12: Error: Compare only of same register class.
.*:13: Error: Compare only of same register class. Input text was R0.
.*:14: Error: Compare only of same register class.
.*:15: Error: Compare only of same register class.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.