URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-aes-intel.d] - Rev 156
Go to most recent revision | Compare with Previous | Blame | View Log
#source: x86-64-aes.s#as: -J#objdump: -dw -Mintel#name: x86-64 AES (Intel mode).*: +file format .*Disassembly of section .text:0+ <foo>:[ ]*[a-f0-9]+: 66 0f 38 dc 01 aesenc xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 dc c1 aesenc xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 dd 01 aesenclast xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 dd c1 aesenclast xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 de 01 aesdec xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 de c1 aesdec xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 df 01 aesdeclast xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 df c1 aesdeclast xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 db 01 aesimc xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 db c1 aesimc xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 3a df 01 08 aeskeygenassist xmm0,XMMWORD PTR \[rcx\],0x8[ ]*[a-f0-9]+: 66 0f 3a df c1 08 aeskeygenassist xmm0,xmm1,0x8[ ]*[a-f0-9]+: 66 0f 38 dc 01 aesenc xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 dc c1 aesenc xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 dd 01 aesenclast xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 dd c1 aesenclast xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 de 01 aesdec xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 de c1 aesdec xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 df 01 aesdeclast xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 df c1 aesdeclast xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 38 db 01 aesimc xmm0,XMMWORD PTR \[rcx\][ ]*[a-f0-9]+: 66 0f 38 db c1 aesimc xmm0,xmm1[ ]*[a-f0-9]+: 66 0f 3a df 01 08 aeskeygenassist xmm0,XMMWORD PTR \[rcx\],0x8[ ]*[a-f0-9]+: 66 0f 3a df c1 08 aeskeygenassist xmm0,xmm1,0x8#pass
Go to most recent revision | Compare with Previous | Blame | View Log