OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-crc32-intel.d] - Rev 816

Compare with Previous | Blame | View Log

#objdump: -drwMintel
#name: x86-64 crc32 (Intel mode)
#source: x86-64-crc32.s

.*: +file format .*

Disassembly of section .text:

0+ <foo>:
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32  eax,BYTE PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 06       crc32  rax,BYTE PTR \[rsi\]
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32  eax,WORD PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32  eax,DWORD PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 06       crc32  rax,QWORD PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 c0       crc32  rax,al
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 c0       crc32  rax,al
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 c0       crc32  rax,rax
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 c0       crc32  rax,rax
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 06       crc32  rax,BYTE PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32  eax,BYTE PTR \[rsi\]
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32  eax,WORD PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32  eax,DWORD PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 06       crc32  rax,QWORD PTR \[rsi\]
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 c0       crc32  rax,al
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 c0       crc32  rax,rax
#pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.