OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-ept-intel.d] - Rev 856

Go to most recent revision | Compare with Previous | Blame | View Log

#objdump: -drwMintel
#name: x86-64 EPT (Intel mode)
#source: x86-64-ept.s

.*: +file format .*

Disassembly of section .text:

0+ <_start>:
[       ]*[a-f0-9]+:    66 0f 38 80 19          invept rbx,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 44 0f 38 80 19       invept r11,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 0f 38 81 19          invvpid rbx,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 44 0f 38 81 19       invvpid r11,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 0f 38 80 19          invept rbx,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 44 0f 38 80 19       invept r11,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 0f 38 81 19          invvpid rbx,OWORD PTR \[rcx\]
[       ]*[a-f0-9]+:    66 44 0f 38 81 19       invvpid r11,OWORD PTR \[rcx\]
#pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.