OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-inval-crc32.l] - Rev 38

Go to most recent revision | Compare with Previous | Blame | View Log

.*: Assembler messages:
.*:6: Error: .*
.*:7: Error: .*
.*:8: Error: .*
.*:9: Error: .*
.*:10: Error: .*
.*:11: Error: .*
.*:12: Error: .*
.*:13: Error: .*
.*:14: Error: .*
.*:15: Error: .*
.*:16: Error: .*
.*:17: Error: .*
.*:18: Error: .*
.*:19: Error: .*
.*:20: Error: .*
.*:21: Error: .*
.*:24: Error: .*
.*:25: Error: .*
.*:26: Error: .*
.*:27: Error: .*
.*:28: Error: .*
.*:29: Error: .*
.*:30: Error: .*
.*:31: Error: .*
.*:32: Error: .*
.*:33: Error: .*
.*:34: Error: .*
GAS LISTING .*


[       ]*1[    ]+\# Check illegal 64bit crc32 in SSE4\.2
[       ]*2[    ]+
[       ]*3[    ]+\.text
[       ]*4[    ]+foo:
[       ]*5[    ]+
[       ]*6[    ]+crc32b \(%rsi\), %al
[       ]*7[    ]+crc32w \(%rsi\), %ax
[       ]*8[    ]+crc32 \(%rsi\), %al
[       ]*9[    ]+crc32 \(%rsi\), %ax
[       ]*10[   ]+crc32 \(%rsi\), %eax
[       ]*11[   ]+crc32 \(%rsi\), %rax
[       ]*12[   ]+crc32  %al, %al
[       ]*13[   ]+crc32b  %al, %al
[       ]*14[   ]+crc32  %ax, %ax
[       ]*15[   ]+crc32w  %ax, %ax
[       ]*16[   ]+crc32  %rax, %eax
[       ]*17[   ]+crc32  %eax, %rax
[       ]*18[   ]+crc32l  %rax, %eax
[       ]*19[   ]+crc32l  %eax, %rax
[       ]*20[   ]+crc32q  %eax, %rax
[       ]*21[   ]+crc32q  %rax, %eax
[       ]*22[   ]+
[       ]*23[   ]+\.intel_syntax noprefix
[       ]*24[   ]+crc32  al,byte ptr \[rsi\]
[       ]*25[   ]+crc32  ax, word ptr \[rsi\]
[       ]*26[   ]+crc32  rax,word ptr \[rsi\]
[       ]*27[   ]+crc32  rax,dword ptr \[rsi\]
[       ]*28[   ]+crc32  al,\[rsi\]
[       ]*29[   ]+crc32  ax,\[rsi\]
[       ]*30[   ]+crc32  eax,\[rsi\]
[       ]*31[   ]+crc32  rax,\[rsi\]
[       ]*32[   ]+crc32  al,al
[       ]*33[   ]+crc32  ax, ax
[       ]*34[   ]+crc32  rax,eax

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.