URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-io-intel.d] - Rev 856
Go to most recent revision | Compare with Previous | Blame | View Log
#source: x86-64-io.s
#objdump: -dwMintel
#name: x86-64 rex.W in/out (Intel disassembly)
.*: +file format .*
Disassembly of section .text:
0+000 <_in>:
0: 48 ed rex.W in eax,dx
2: 66 data16
3: 48 ed rex.W in eax,dx
0+005 <_out>:
5: 48 ef rex.W out dx,eax
7: 66 data16
8: 48 ef rex.W out dx,eax
0+00a <_ins>:
a: 48 6d rex.W ins DWORD PTR es:\[rdi\],dx
c: 66 data16
d: 48 6d rex.W ins DWORD PTR es:\[rdi\],dx
0+00f <_outs>:
f: 48 6f rex.W outs dx,DWORD PTR ds:\[rsi\]
11: 66 data16
12: 48 6f rex.W outs dx,DWORD PTR ds:\[rsi\]
#pass
Go to most recent revision | Compare with Previous | Blame | View Log