OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-reg.s] - Rev 856

Go to most recent revision | Compare with Previous | Blame | View Log

# Check 64bit instructions with one register operand
 
	.text
_start:
psrlw $2, %mm6
psrlw $2, %xmm10
psraw $2, %mm6
psraw $2, %xmm10
psllw $2, %mm6
psllw $2, %xmm10
psrld $2, %mm6
psrld $2, %xmm10
psrad $2, %mm6
psrad $2, %xmm10
pslld $2, %mm6
pslld $2, %xmm10
psrlq $2, %mm6
psrlq $2, %xmm10
psrldq $2, %xmm10
psllq $2, %mm6
psllq $2, %xmm10
pslldq $2, %xmm10
 
.intel_syntax noprefix
psrlw mm6, 2
psrlw xmm2, 2
psraw mm6, 2
psraw xmm2, 2
psllw mm6, 2
psllw xmm2, 2
psrld mm6, 2
psrld xmm2, 2
psrad mm6, 2
psrad xmm2, 2
pslld mm6, 2
pslld xmm2, 2
psrlq mm6, 2
psrlq xmm2, 2
psrldq xmm2, 2
psllq mm6, 2
psllq xmm2, 2
pslldq xmm2, 2
 
.p2align 4,0
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.