OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [branch-misc-3.d] - Rev 816

Compare with Previous | Blame | View Log

#as: -march=mips1 -32
#objdump: -dz
#name: MIPS coprocessor branches

.*file format .*

Disassembly .*:

0+00 <.*>:
.*      ctc1    a0,\$31
.*      b       .*
.*      nop
#
.*      ctc1    a0,\$31
.*      nop
.*      nop
.*      bc1t    .*
.*      nop
#
.*      c\.eq\.s        \$f0,\$f2
.*      b       .*
.*      nop
#
.*      c\.eq\.s        \$f0,\$f2
.*      nop
.*      bc1t    .*
.*      nop
#
.*      ctc1    a0,\$31
.*      addiu   a1,a1,1
.*      nop
.*      bc1t    .*
.*      nop
#
.*      ctc1    a0,\$31
.*      addiu   a1,a1,1
.*      addiu   a2,a2,1
.*      bc1t    .*
.*      nop
#
.*      c\.eq\.s        \$f0,\$f2
.*      addiu   a1,a1,1
.*      bc1t    .*
.*      nop
#
.*      ctc1    a0,\$31
.*      addiu   a1,a1,1
.*      addiu   a2,a2,1
.*      bc1t    .*
.*      addiu   a3,a3,1
#
.*      c\.eq\.s        \$f0,\$f2
.*      addiu   a1,a1,1
.*      bc1t    .*
.*      addiu   a2,a2,1
#
.*      bc1t    .*
.*      addiu   a3,a3,1
#pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.