OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips32r2-ill-fp64.s] - Rev 856

Go to most recent revision | Compare with Previous | Blame | View Log

# source file to test illegal mips32r2 instructions
 
        .set noreorder
      .set noat
 
      .text
text_label:
 
      # insert and extract position/size checks:
 
	# ext constraint: 0 <= pos < 32
	ext	$4, $5, -1, 1		# error
	ext	$4, $5, 0, 1
	ext	$4, $5, 31, 1
	ext	$4, $5, 32, 1		# error
 
	# ext constraint: 0 < size <= 32
	ext	$4, $5, 0, 0		# error
	ext	$4, $5, 0, 1
	ext	$4, $5, 0, 32
	ext	$4, $5, 0, 33		# error
 
	# ext constraint: 0 < (pos+size) <= 32
	ext	$4, $5, 0, 0		# error
	ext	$4, $5, 0, 1
	ext	$4, $5, 31, 1
	ext	$4, $5, 31, 2		# error
 
	# ins constraint: 0 <= pos < 32
	ins	$4, $5, -1, 1		# error
	ins	$4, $5, 0, 1
	ins	$4, $5, 31, 1
	ins	$4, $5, 32, 1		# error
 
	# ins constraint: 0 < size <= 32
	ins	$4, $5, 0, 0		# error
	ins	$4, $5, 0, 1
	ins	$4, $5, 0, 32
	ins	$4, $5, 0, 33		# error
 
	# ins constraint: 0 < (pos+size) <= 32
	ins	$4, $5, 0, 0		# error
	ins	$4, $5, 0, 1
	ins	$4, $5, 31, 1
	ins	$4, $5, 31, 2		# error
 
      # FP register checks.
      #
      # Even registers are supported w/ 32-bit FPU, odd
      # registers supported only for 64-bit FPU.
      # This file tests 64-bit FPU.
 
	mfhc1	$17, $f0
	mfhc1	$17, $f1
 
	mthc1	$17, $f0
	mthc1	$17, $f1
 
# Force at least 8 (non-delay-slot) zero bytes, to make 'objdump' print ...
	.space  8
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.