OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mn10300/] [am33_8.s] - Rev 830

Go to most recent revision | Compare with Previous | Blame | View Log

	.text
	.am33
	xor_add r4,r1,r2,r3
	xor_add r4,r1,2,r3
	xor_sub r4,r1,r2,r3
	xor_sub r4,r1,2,r3
	xor_cmp r4,r1,r2,r3
	xor_cmp r4,r1,2,r3
	xor_mov r4,r1,r2,r3
	xor_mov r4,r1,2,r3
	xor_asr r4,r1,r2,r3
	xor_asr r4,r1,2,r3
	xor_lsr r4,r1,r2,r3
	xor_lsr r4,r1,2,r3
	xor_asl r4,r1,r2,r3
	xor_asl r4,r1,2,r3
	swhw_add r4,r1,r2,r3
	swhw_add r4,r1,2,r3
	swhw_sub r4,r1,r2,r3
	swhw_sub r4,r1,2,r3
	swhw_cmp r4,r1,r2,r3
	swhw_cmp r4,r1,2,r3
	swhw_mov r4,r1,r2,r3
	swhw_mov r4,r1,2,r3
	swhw_asr r4,r1,r2,r3
	swhw_asr r4,r1,2,r3
	swhw_lsr r4,r1,r2,r3
	swhw_lsr r4,r1,2,r3
	swhw_asl r4,r1,r2,r3
	swhw_asl r4,r1,2,r3
	or_add r4,r1,r2,r3
	or_add r4,r1,2,r3
	or_sub r4,r1,r2,r3
	or_sub r4,r1,2,r3
	or_cmp r4,r1,r2,r3
	or_cmp r4,r1,2,r3
	or_mov r4,r1,r2,r3
	or_mov r4,r1,2,r3
	or_asr r4,r1,r2,r3
	or_asr r4,r1,2,r3
	or_lsr r4,r1,r2,r3
	or_lsr r4,r1,2,r3
	or_asl r4,r1,r2,r3
	or_asl r4,r1,2,r3
	sat16_add r4,r1,r2,r3
	sat16_add r4,r1,2,r3
	sat16_sub r4,r1,r2,r3
	sat16_sub r4,r1,2,r3
	sat16_cmp r4,r1,r2,r3
	sat16_cmp r4,r1,2,r3
	sat16_mov r4,r1,r2,r3
	sat16_mov r4,r1,2,r3
	sat16_asr r4,r1,r2,r3
	sat16_asr r4,r1,2,r3
	sat16_lsr r4,r1,r2,r3
	sat16_lsr r4,r1,2,r3
	sat16_asl r4,r1,r2,r3
	sat16_asl r4,r1,2,r3
	mov_llt (r1+,4),r2
	mov_lgt (r1+,4),r2
	mov_lge (r1+,4),r2
	mov_lle (r1+,4),r2
	mov_lcs (r1+,4),r2
	mov_lhi (r1+,4),r2
	mov_lcc (r1+,4),r2
	mov_lls (r1+,4),r2
	mov_leq (r1+,4),r2
	mov_lne (r1+,4),r2
	mov_lra (r1+,4),r2
 
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.