OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [ppc/] [altivec_and_spe.d] - Rev 816

Compare with Previous | Blame | View Log

#as: -maltivec -mspe -mppc64 
#objdump: -d -Mppc64
#name: Check that ISA extensions can be specified before CPU selection

.*: +file format elf.*-powerpc.*

Disassembly of section \.text:

0+00 <.*>:
   0:   7e 00 06 6c     dssall
   4:   7d 00 83 a6     mtspr   512,r8
   8:   4c 00 00 24     rfid

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.