OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [ppc/] [astest2_64.d] - Rev 816

Compare with Previous | Blame | View Log

#objdump: -Dr
#name: PowerPC 64-bit test 2

.*: +file format elf64-powerpc

Disassembly of section \.text:

0000000000000000 <foo>:
   0:   60 00 00 00     nop
   4:   60 00 00 00     nop
   8:   60 00 00 00     nop
   c:   48 00 00 04     b       10 <foo\+0x10>
  10:   48 00 00 08     b       18 <foo\+0x18>
  14:   48 00 00 00     b       14 <foo\+0x14>
                        14: R_PPC64_REL24       x
  18:   48 00 00 04     b       1c <foo\+0x1c>
                        18: R_PPC64_REL24       \.data\+0x4
  1c:   48 00 00 00     b       1c <foo\+0x1c>
                        1c: R_PPC64_REL24       z
  20:   48 00 00 14     b       34 <foo\+0x34>
                        20: R_PPC64_REL24       z\+0x14
  24:   48 00 00 04     b       28 <foo\+0x28>
  28:   48 00 00 00     b       28 <foo\+0x28>
                        28: R_PPC64_REL24       a
  2c:   48 00 00 48     b       74 <apfour>
  30:   48 00 00 04     b       34 <foo\+0x34>
                        30: R_PPC64_REL24       a\+0x4
  34:   48 00 00 44     b       78 <apfour\+0x4>
  38:   00 00 00 38     \.long 0x38
                        38: R_PPC64_ADDR32      \.text\+0x38
  3c:   00 00 00 44     \.long 0x44
                        3c: R_PPC64_ADDR32      \.text\+0x44
  40:   00 00 00 00     \.long 0x0
                        40: R_PPC64_REL32       x
  44:   00 00 00 04     \.long 0x4
                        44: R_PPC64_REL32       x\+0x4
  48:   00 00 00 00     \.long 0x0
                        48: R_PPC64_REL32       z
  4c:   00 00 00 04     \.long 0x4
                        4c: R_PPC64_REL32       \.data\+0x4
  50:   00 00 00 00     \.long 0x0
                        50: R_PPC64_ADDR32      x
  54:   00 00 00 04     \.long 0x4
                        54: R_PPC64_ADDR32      \.data\+0x4
  58:   00 00 00 00     \.long 0x0
                        58: R_PPC64_ADDR32      z
  5c:   ff ff ff fc     fnmsub  f31,f31,f31,f31
                        5c: R_PPC64_ADDR32      x\+0xfffffffffffffffc
  60:   00 00 00 00     \.long 0x0
                        60: R_PPC64_ADDR32      \.data
  64:   ff ff ff fc     fnmsub  f31,f31,f31,f31
                        64: R_PPC64_ADDR32      z\+0xfffffffffffffffc
  68:   00 00 00 08     \.long 0x8
  6c:   00 00 00 08     \.long 0x8

0000000000000070 <a>:
  70:   00 00 00 00     \.long 0x0
                        70: R_PPC64_ADDR32      a

0000000000000074 <apfour>:
  74:   00 00 00 74     \.long 0x74
                        74: R_PPC64_ADDR32      \.text\+0x74
  78:   00 00 00 74     \.long 0x74
                        78: R_PPC64_ADDR32      \.text\+0x74
  7c:   ff ff ff fc     fnmsub  f31,f31,f31,f31
  80:   00 00 00 76     \.long 0x76
                        80: R_PPC64_ADDR32      \.text\+0x76
  84:   00 00 00 00     \.long 0x0
Disassembly of section \.data:

0000000000000000 <x>:
   0:   00 00 00 00     \.long 0x0

0000000000000004 <y>:
   4:   00 00 00 00     \.long 0x0

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.