OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [s390/] [esa-z900.d] - Rev 816

Compare with Previous | Blame | View Log

#name: s390 opcode
#objdump: -drw

.*: +file format .*

Disassembly of section .text:

.* <foo>:
.*:     c0 f4 00 00 00 00 [      ]*jg   0 \<foo\>
.*:     c0 14 00 00 00 00 [      ]*jgo  6 \<foo\+0x6>
.*:     c0 24 00 00 00 00 [      ]*jgh  c \<foo\+0xc>
.*:     c0 24 00 00 00 00 [      ]*jgh  12 \<foo\+0x12>
.*:     c0 34 00 00 00 00 [      ]*jgnle        18 \<foo\+0x18>
.*:     c0 44 00 00 00 00 [      ]*jgl  1e \<foo\+0x1e>
.*:     c0 44 00 00 00 00 [      ]*jgl  24 \<foo\+0x24>
.*:     c0 54 00 00 00 00 [      ]*jgnhe        2a \<foo\+0x2a>
.*:     c0 64 00 00 00 00 [      ]*jglh 30 \<foo\+0x30>
.*:     c0 74 00 00 00 00 [      ]*jgne 36 \<foo\+0x36>
.*:     c0 74 00 00 00 00 [      ]*jgne 3c \<foo\+0x3c>
.*:     c0 84 00 00 00 00 [      ]*jge  42 \<foo\+0x42>
.*:     c0 84 00 00 00 00 [      ]*jge  48 \<foo\+0x48>
.*:     c0 94 00 00 00 00 [      ]*jgnlh        4e \<foo\+0x4e>
.*:     c0 a4 00 00 00 00 [      ]*jghe 54 \<foo\+0x54>
.*:     c0 b4 00 00 00 00 [      ]*jgnl 5a \<foo\+0x5a>
.*:     c0 b4 00 00 00 00 [      ]*jgnl 60 \<foo\+0x60>
.*:     c0 c4 00 00 00 00 [      ]*jgle 66 \<foo\+0x66>
.*:     c0 d4 00 00 00 00 [      ]*jgnh 6c \<foo\+0x6c>
.*:     c0 d4 00 00 00 00 [      ]*jgnh 72 \<foo\+0x72>
.*:     c0 e4 00 00 00 00 [      ]*jgno 78 \<foo\+0x78>
.*:     c0 f4 00 00 00 00 [      ]*jg   7e \<foo\+0x7e>
.*:     c0 65 00 00 00 00 [      ]*brasl        %r6,84 \<foo\+0x84>
.*:     01 0b [  ]*tam
.*:     01 0c [  ]*sam24
.*:     01 0d [  ]*sam31
.*:     b2 b1 5f ff [    ]*stfl 4095\(%r5\)
.*:     b9 1f 00 69 [    ]*lrvr %r6,%r9
.*:     b9 8d 00 69 [    ]*epsw %r6,%r9
.*:     b9 96 00 69 [    ]*mlr  %r6,%r9
.*:     b9 97 00 69 [    ]*dlr  %r6,%r9
.*:     b9 98 00 69 [    ]*alcr %r6,%r9
.*:     b9 99 00 69 [    ]*slbr %r6,%r9
.*:     c0 60 00 00 00 00 [      ]*larl %r6,ac \<foo\+0xac\>
.*:     e3 65 af ff 00 1e [      ]*lrv  %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 1f [      ]*lrvh %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 3e [      ]*strv %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 3f [      ]*strvh        %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 96 [      ]*ml   %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 97 [      ]*dl   %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 98 [      ]*alc  %r6,4095\(%r5,%r10\)
.*:     e3 65 af ff 00 99 [      ]*slb  %r6,4095\(%r5,%r10\)
.*:     eb 69 5f ff 00 1d [      ]*rll  %r6,%r9,4095\(%r5\)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.