OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [score/] [tcond.s] - Rev 816

Compare with Previous | Blame | View Log

/*
 * test relax
 * Tcond <-> Tcond!
 * sdbbp <-> sdbbp!
 
 * Author: ligang
 */
 
.macro tran insn32, insn16
/* This block transform 32b instruction to 16b. */
.align 4
 
  \insn32               #32b -> 16b
  \insn16
 
  \insn32               #32b -> 16b
  \insn32               #32b -> 16b
 
  \insn16      
  \insn32               #32b -> 16b
 
  \insn32               #No transform
  add r18, r20, r24
 
/* This block transform 16b instruction to 32b. */
.align 4
 
  \insn16               #No transform
  \insn32
 
  \insn16               #No transform
  \insn16
 
  \insn16               #16b -> 32b
  xor r18, r20, r24
 
.endm
 
  tran "tset", "tset!"
  tran "tcs",  "tcs!"
  tran "tcc",  "tcc!"
  tran "tgtu", "tgtu!"
  tran "tleu", "tleu!"
  tran "teq",  "teq!"
  tran "tne",  "tne!"
  tran "tgt",  "tgt!"
  tran "tle",  "tle!"
  tran "tge",  "tge!"
  tran "tlt",  "tlt!"
  tran "tmi",  "tmi!"
  tran "tpl",  "tpl!"
  tran "tvs",  "tvs!"
  tran "tvc",  "tvc!"
  tran "tcnz", "tcnz!"
  tran "sdbbp 12", "sdbbp! 12"
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.