OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [sh/] [sh64/] [immexpr32-1.d] - Rev 856

Go to most recent revision | Compare with Previous | Blame | View Log

#as: --abi=32
#objdump: -dr
#source: immexpr1.s
#name: Immediate resolved operands, 32-bit ABI.

.*:     file format .*-sh64.*

Disassembly of section \.text:

0+ <start>:
[       ]+0:[   ]+d327d280[     ]+addi  r50,500,r40
[       ]+4:[   ]+d3283280[     ]+addi  r50,-500,r40
[       ]+8:[   ]+d327d280[     ]+addi  r50,500,r40
[       ]+c:[   ]+d327d280[     ]+addi  r50,500,r40
[       ]+10:[  ]+d3283280[     ]+addi  r50,-500,r40
[       ]+14:[  ]+d3283280[     ]+addi  r50,-500,r40
[       ]+18:[  ]+d327d680[     ]+addi  r50,501,r40
[       ]+1c:[  ]+d327da80[     ]+addi  r50,502,r40
[       ]+20:[  ]+d3282e80[     ]+addi  r50,-501,r40
[       ]+24:[  ]+d3282a80[     ]+addi  r50,-502,r40
[       ]+28:[  ]+b1e7d280[     ]+ld\.uw        r30,1000,r40
[       ]+2c:[  ]+b1e3e680[     ]+ld\.uw        r30,498,r40
[       ]+30:[  ]+b1e3ee80[     ]+ld\.uw        r30,502,r40
[       ]+34:[  ]+b327d140[     ]+ld\.uw        r50,1000,r20
[       ]+38:[  ]+b1e83280[     ]+ld\.uw        r30,-1000,r40
[       ]+3c:[  ]+b1ec1e80[     ]+ld\.uw        r30,-498,r40
[       ]+40:[  ]+b1ec1680[     ]+ld\.uw        r30,-502,r40
[       ]+44:[  ]+b3283140[     ]+ld\.uw        r50,-1000,r20
[       ]+48:[  ]+8b27d140[     ]+ld\.l r50,2000,r20
[       ]+4c:[  ]+8b27d540[     ]+ld\.l r50,2004,r20
[       ]+50:[  ]+8b27cd40[     ]+ld\.l r50,1996,r20
[       ]+54:[  ]+8b27d140[     ]+ld\.l r50,2000,r20
[       ]+58:[  ]+8b27d540[     ]+ld\.l r50,2004,r20
[       ]+5c:[  ]+8b27cd40[     ]+ld\.l r50,1996,r20
[       ]+60:[  ]+8b283140[     ]+ld\.l r50,-2000,r20
[       ]+64:[  ]+8b282d40[     ]+ld\.l r50,-2004,r20
[       ]+68:[  ]+8b283540[     ]+ld\.l r50,-1996,r20
[       ]+6c:[  ]+8b283140[     ]+ld\.l r50,-2000,r20
[       ]+70:[  ]+8b283540[     ]+ld\.l r50,-1996,r20
[       ]+74:[  ]+8b282d40[     ]+ld\.l r50,-2004,r20
[       ]+78:[  ]+6ff0fff0[     ]+nop   
[       ]+7c:[  ]+d327d280[     ]+addi  r50,500,r40
[       ]+80:[  ]+d327d280[     ]+addi  r50,500,r40
[       ]+84:[  ]+d327d280[     ]+addi  r50,500,r40
[       ]+88:[  ]+d327d680[     ]+addi  r50,501,r40
[       ]+8c:[  ]+d327da80[     ]+addi  r50,502,r40
[       ]+90:[  ]+b1e7d280[     ]+ld\.uw        r30,1000,r40
[       ]+94:[  ]+b1e3e680[     ]+ld\.uw        r30,498,r40
[       ]+98:[  ]+b1e3ee80[     ]+ld\.uw        r30,502,r40
[       ]+9c:[  ]+b327d140[     ]+ld\.uw        r50,1000,r20
[       ]+a0:[  ]+8b27d140[     ]+ld\.l r50,2000,r20
[       ]+a4:[  ]+8b27d540[     ]+ld\.l r50,2004,r20
[       ]+a8:[  ]+8b27cd40[     ]+ld\.l r50,1996,r20
[       ]+ac:[  ]+d327d280[     ]+addi  r50,500,r40
[       ]+b0:[  ]+d3283280[     ]+addi  r50,-500,r40
[       ]+b4:[  ]+d3283280[     ]+addi  r50,-500,r40
[       ]+b8:[  ]+d3282e80[     ]+addi  r50,-501,r40
[       ]+bc:[  ]+d3282a80[     ]+addi  r50,-502,r40
[       ]+c0:[  ]+b1e83280[     ]+ld\.uw        r30,-1000,r40
[       ]+c4:[  ]+b1ec1e80[     ]+ld\.uw        r30,-498,r40
[       ]+c8:[  ]+b1ec1680[     ]+ld\.uw        r30,-502,r40
[       ]+cc:[  ]+b3283140[     ]+ld\.uw        r50,-1000,r20
[       ]+d0:[  ]+8b283140[     ]+ld\.l r50,-2000,r20
[       ]+d4:[  ]+8b282d40[     ]+ld\.l r50,-2004,r20
[       ]+d8:[  ]+8b283540[     ]+ld\.l r50,-1996,r20
[       ]+dc:[  ]+6ff0fff0[     ]+nop   
[       ]\.\.\.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.