URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-arm/] [mixed-app-v5.d] - Rev 38
Go to most recent revision | Compare with Previous | Blame | View Log
tmpdir/mixed-app-v5: file format elf32-(little|big)armarchitecture: arm, flags 0x00000112:EXEC_P, HAS_SYMS, D_PAGEDstart address 0x.*Disassembly of section .plt:.* <.plt>:.*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\).*: e59fe004 ldr lr, \[pc, #4\] ; .* <_start-0x1c>.*: e08fe00e add lr, pc, lr.*: e5bef008 ldr pc, \[lr, #8\]!.*: .*.*: e28fc6.* add ip, pc, #.* ; 0x.*.*: e28cca.* add ip, ip, #.* ; 0x.*.*: e5bcf.* ldr pc, \[ip, #.*\]!.*: e28fc6.* add ip, pc, #.* ; 0x.*.*: e28cca.* add ip, ip, #.* ; 0x.*.*: e5bcf.* ldr pc, \[ip, #.*\]!Disassembly of section .text:.* <_start>:.*: e1a0c00d mov ip, sp.*: e92dd800 push {fp, ip, lr, pc}.*: eb000004 bl .* <app_func>.*: e89d6800 ldm sp, {fp, sp, lr}.*: e12fff1e bx lr.*: e1a00000 nop \(mov r0,r0\).*: e1a00000 nop \(mov r0,r0\).*: e1a00000 nop \(mov r0,r0\).* <app_func>:.*: e1a0c00d mov ip, sp.*: e92dd800 push {fp, ip, lr, pc}.*: ebfffff. bl .*.*: e89d6800 ldm sp, {fp, sp, lr}.*: e12fff1e bx lr.*: e1a00000 nop \(mov r0,r0\).*: e1a00000 nop \(mov r0,r0\).*: e1a00000 nop \(mov r0,r0\).* <app_func2>:.*: e12fff1e bx lr.*: e1a00000 nop \(mov r0,r0\).*: e1a00000 nop \(mov r0,r0\).*: e1a00000 nop \(mov r0,r0\).* <app_tfunc>:.*: b500 push {lr}.*: f7ff efc. blx .* <_start-0x..>.*: bd00 pop {pc}.*: 4770 bx lr.*: 46c0 nop \(mov r8, r8\).*: 46c0 nop \(mov r8, r8\).*: 46c0 nop \(mov r8, r8\)
Go to most recent revision | Compare with Previous | Blame | View Log