URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-mips-elf/] [mips16-intermix.d] - Rev 854
Go to most recent revision | Compare with Previous | Blame | View Log
.*: +file format elf.*mips
SYMBOL TABLE:
#...
.* l F .text 0+[0-9a-f]+ m32_static_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_l
.* l F .text 0+[0-9a-f]+ m32_static1_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_l
.* l F .text 0+[0-9a-f]+ m32_static32_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_l
.* l F .text 0+[0-9a-f]+ m32_static16_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_l
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_d
.* l F .text 0+[0-9a-f]+ m32_static_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static_d
.* l F .text 0+[0-9a-f]+ m32_static1_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static1_d
.* l F .text 0+[0-9a-f]+ m32_static32_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static32_d
.* l F .text 0+[0-9a-f]+ m32_static16_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static16_d
.* l F .text 0+[0-9a-f]+ m32_static_ld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_ld
.* l F .text 0+[0-9a-f]+ m32_static1_ld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_ld
.* l F .text 0+[0-9a-f]+ m32_static32_ld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_ld
.* l F .text 0+[0-9a-f]+ m32_static16_ld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_ld
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_dl
.* l F .text 0+[0-9a-f]+ m32_static_dl
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_dl
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static_dl
.* l F .text 0+[0-9a-f]+ m32_static1_dl
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_dl
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static1_dl
.* l F .text 0+[0-9a-f]+ m32_static32_dl
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_dl
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static32_dl
.* l F .text 0+[0-9a-f]+ m32_static16_dl
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_dl
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static16_dl
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_dlld
.* l F .text 0+[0-9a-f]+ m32_static_dlld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_dlld
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static_dlld
.* l F .text 0+[0-9a-f]+ m32_static1_dlld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_dlld
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static1_dlld
.* l F .text 0+[0-9a-f]+ m32_static32_dlld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_dlld
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static32_dlld
.* l F .text 0+[0-9a-f]+ m32_static16_dlld
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_dlld
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static16_dlld
.* l F .text 0+[0-9a-f]+ m32_static_d_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_d_l
.* l F .text 0+[0-9a-f]+ m32_static1_d_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_d_l
.* l F .text 0+[0-9a-f]+ m32_static32_d_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_d_l
.* l F .text 0+[0-9a-f]+ m32_static16_d_l
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_d_l
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_d_d
.* l F .text 0+[0-9a-f]+ m32_static_d_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static_d_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static_d_d
.* l F .text 0+[0-9a-f]+ m32_static1_d_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static1_d_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static1_d_d
.* l F .text 0+[0-9a-f]+ m32_static32_d_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static32_d_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static32_d_d
.* l F .text 0+[0-9a-f]+ m32_static16_d_d
.* l F .text 0+[0-9a-f]+ 0xf0 m16_static16_d_d
.* l F .text 0+[0-9a-f]+ __fn_stub_m16_static16_d_d
#...
.* l F .text 0+[0-9a-f]+ __call_stub_m32_static1_d
.* l F .text 0+[0-9a-f]+ __call_stub_m16_static1_d
.* l F .text 0+[0-9a-f]+ __call_stub_m32_static1_dl
.* l F .text 0+[0-9a-f]+ __call_stub_m16_static1_dl
.* l F .text 0+[0-9a-f]+ __call_stub_m32_static1_dlld
.* l F .text 0+[0-9a-f]+ __call_stub_m16_static1_dlld
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m32_static1_d_l
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m16_static1_d_l
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m32_static1_d_d
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m16_static1_d_d
.* l F .text 0+[0-9a-f]+ __call_stub_m32_static16_d
.* l F .text 0+[0-9a-f]+ __call_stub_m16_static16_d
.* l F .text 0+[0-9a-f]+ __call_stub_m32_static16_dl
.* l F .text 0+[0-9a-f]+ __call_stub_m16_static16_dl
.* l F .text 0+[0-9a-f]+ __call_stub_m32_static16_dlld
.* l F .text 0+[0-9a-f]+ __call_stub_m16_static16_dlld
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m32_static16_d_l
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m16_static16_d_l
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m32_static16_d_d
.* l F .text 0+[0-9a-f]+ __call_stub_fp_m16_static16_d_d
#...
.* g F .text 0+[0-9a-f]+ m32_ld
#...
.* g F .text 0+[0-9a-f]+ m32_d_l
.* g F .text 0+[0-9a-f]+ 0xf0 m16_d_d
.* g F .text 0+[0-9a-f]+ 0xf0 m16_d
#...
.* g F .text 0+[0-9a-f]+ 0xf0 f16
#...
.* g F .text 0+[0-9a-f]+ m32_d
#...
.* g F .text 0+[0-9a-f]+ 0xf0 m16_dl
#...
.* g F .text 0+[0-9a-f]+ f32
#...
.* g F .text 0+[0-9a-f]+ 0xf0 m16_l
#...
.* g F .text 0+[0-9a-f]+ 0xf0 m16_ld
#...
.* g F .text 0+[0-9a-f]+ 0xf0 m16_dlld
.* g F .text 0+[0-9a-f]+ m32_d_d
#...
.* g F .text 0+[0-9a-f]+ m32_dl
#...
.* g F .text 0+[0-9a-f]+ m32_dlld
#...
.* g F .text 0+[0-9a-f]+ 0xf0 m16_d_l
#...
.* g F .text 0+[0-9a-f]+ m32_l
#pass
Go to most recent revision | Compare with Previous | Blame | View Log