OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-spu/] [ovl2.d] - Rev 825

Go to most recent revision | Compare with Previous | Blame | View Log

#source: ovl2.s
#ld: -N -T ovl2.lnk -T ovl.lnk --emit-relocs
#objdump: -D -r

.*elf32-spu

Disassembly of section \.text:

00000100 <_start>:
.*      brsl    \$0,.* <00000000\.ovl_call\.f1_a1>.*
.*SPU_REL16     f1_a1
.*      brsl    \$0,.* <00000000\.ovl_call\.setjmp>.*
.*SPU_REL16     setjmp
.*      br      100 <_start>    # 100
.*SPU_REL16     _start

0000010c <setjmp>:
.*      bi      \$0

00000110 <longjmp>:
.*      bi      \$0
.*00 00 01 40.*
.*SPU_ADDR32    \.ov_a1\+0x14
        \.\.\.

#00000118 <00000000\.ovl_call.f1_a1>:
#.*     brsl    \$75,.* <__ovly_load>.*
#.*00 04 04 00.*
#
#00000120 <00000000\.ovl_call.setjmp>:
#.*     brsl    \$75,.* <__ovly_load>.*
#.*00 00 01 0c.*
#
#00000128 <_SPUEAR_f1_a2>:
#.*     brsl    \$75,.* <__ovly_load>.*
#.*00 08 04 00.*

00000120 <00000000\.ovl_call.f1_a1>:
.*      ila     \$78,1
.*      lnop
.*      ila     \$79,1040       # 410
.*      br      .* <__ovly_load>.*

00000130 <00000000\.ovl_call.setjmp>:
.*      ila     \$78,0
.*      lnop
.*      ila     \$79,268        # 10c
.*      br      .* <__ovly_load>.*

00000140 <00000000\.ovl_call\.13:5>:
.*      ila     \$78,1
.*      lnop
.*      ila     \$79,1044       # 414
.*      br      .* <__ovly_load>.*

00000150 <_SPUEAR_f1_a2>:
.*      ila     \$78,2
.*      lnop
.*      ila     \$79,1040       # 410
.*      br      .* <__ovly_load>.*

#...
Disassembly of section \.ov_a1:

00000400 <00000001\.ovl_call\.14:6>:
.*      ila     \$78,2
.*      lnop
.*      ila     \$79,1044       # 414
.*      br      .* <__ovly_load>.*

00000410 <f1_a1>:
.*      bi      \$0
.*00 00 04 14.*
.*SPU_ADDR32    \.ov_a1\+0x14
.*00 00 04 20.*
.*SPU_ADDR32    \.ov_a1\+0x20
.*00 00 04 00.*
.*SPU_ADDR32    \.ov_a2\+0x14

Disassembly of section \.ov_a2:

00000400 <00000002\.ovl_call\.13:5>:
.*      ila     \$78,1
.*      lnop
.*      ila     \$79,1056       # 420
.*      br      .* <__ovly_load>.*

00000410 <f1_a2>:
.*      br      .* <longjmp>.*
.*SPU_REL16     longjmp
.*00 00 04 00.*
.*SPU_ADDR32    \.ov_a1\+0x20
.*00 00 04 1c.*
.*SPU_ADDR32    \.ov_a2\+0x1c
.*00 00 00 00.*

Disassembly of section \.data:

00000420 <_ovly_table-0x10>:
.*00 00 00 00 .*
.*00 00 00 01 .*
        \.\.\.
00000430 <_ovly_table>:
.*00 00 04 00 .*
.*00 00 00 20 .*
#.*00 00 03 10 .*
.*00 00 03 40 .*
.*00 00 00 01 .*
.*00 00 04 00 .*
.*00 00 00 20 .*
#.*00 00 03 20 .*
.*00 00 03 60 .*
.*00 00 00 01 .*

00000450 <_ovly_buf_table>:
.*00 00 00 00 .*

Disassembly of section \.toe:

00000460 <_EAR_>:
        \.\.\.

Disassembly of section .nonalloc:

00000000 <.nonalloc>:
.*00 00 04 14.*
.*SPU_ADDR32    \.ov_a1\+0x14
.*00 00 04 20.*
.*SPU_ADDR32    \.ov_a1\+0x20
.*00 00 04 14.*
.*SPU_ADDR32    \.ov_a2\+0x14
.*00 00 04 1c.*
.*SPU_ADDR32    \.ov_a2\+0x1c

Disassembly of section \.note\.spu_name:

.* <\.note\.spu_name>:
.*:     00 00 00 08 .*
.*:     00 00 00 0c .*
.*:     00 00 00 01 .*
.*:     53 50 55 4e .*
.*:     41 4d 45 00 .*
.*:     74 6d 70 64 .*
.*:     69 72 2f 64 .*
.*:     75 6d 70 00 .*

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.