OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [mt/] [mt-protos.h] - Rev 154

Go to most recent revision | Compare with Previous | Blame | View Log

/* Prototypes for exported functions defined in ms1.c
   Copyright (C) 2005, 2007 Free Software Foundation, Inc.
 
   This file is part of GCC.
 
   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 3, or (at your
   option) any later version.
 
   GCC is distributed in the hope that it will be useful,but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.
 
   You should have received a copy of the GNU General Public License
   along with GCC; see the file COPYING3.  If not see
   <http://www.gnu.org/licenses/>.  */
 
extern void         mt_init_expanders	 (void);
extern void         mt_expand_prologue	 (void);
extern void         mt_expand_epilogue	 (enum epilogue_type);
extern unsigned     mt_compute_frame_size (int);
extern void	    mt_override_options (void);
extern int	    mt_initial_elimination_offset (int, int);
extern const char * mt_asm_output_opcode (FILE *, const char *);
extern int          mt_epilogue_uses	 (int);
extern void	    mt_add_loop 	 (void);
 
#ifdef TREE_CODE
extern const char * mt_cannot_inline_p	 (tree);
extern int          mt_function_arg_boundary (enum machine_mode, tree);
extern void         mt_function_arg_advance (CUMULATIVE_ARGS *, enum machine_mode, tree,  int);
#endif
 
#ifdef RTX_CODE
extern void	    mt_expand_eh_return (rtx *);
extern void	    mt_emit_eh_epilogue (rtx *);
extern void         mt_print_operand	 (FILE *, rtx, int);
extern void         mt_print_operand_address (FILE *, rtx);
extern int          mt_check_split	 (rtx, enum machine_mode);
extern int          mt_reg_ok_for_base_p (rtx, int);
extern int          mt_legitimate_address_p (enum machine_mode, rtx, int);
/* Predicates for machine description.  */
extern int          uns_arith_operand	 (rtx, enum machine_mode);
extern int          arith_operand	 (rtx, enum machine_mode);
extern int          reg_or_0_operand	 (rtx, enum machine_mode);
extern int	    big_const_operand	 (rtx, enum machine_mode);
extern int	    single_const_operand (rtx, enum machine_mode);
extern void	    mt_emit_cbranch	 (enum rtx_code, rtx, rtx, rtx);
extern void	    mt_set_memflags	 (rtx);
extern rtx	    mt_return_addr_rtx	 (int);
extern void	    mt_split_words	 (enum machine_mode, enum machine_mode, rtx *);
extern void	    mt_final_prescan_insn (rtx, rtx *, int);
#endif
 
#ifdef TREE_CODE
#ifdef RTX_CODE
extern void         mt_init_cumulative_args (CUMULATIVE_ARGS *, tree, rtx, tree, int);
extern rtx          mt_function_arg	 (const CUMULATIVE_ARGS *, enum machine_mode, tree, int, int);
extern void	    mt_va_start	 (tree, rtx);
extern enum reg_class mt_secondary_reload_class (enum reg_class, enum machine_mode, rtx);
extern rtx	    mt_function_value	 (tree, enum machine_mode, tree);
#endif
#endif
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.