OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [sh/] [crtn.asm] - Rev 856

Go to most recent revision | Compare with Previous | Blame | View Log

/* Copyright (C) 2000, 2001 Free Software Foundation, Inc.
   This file was adapted from glibc sources.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the
Free Software Foundation; either version 2, or (at your option) any
later version.

In addition to the permissions in the GNU General Public License, the
Free Software Foundation gives you unlimited permission to link the
compiled version of this file into combinations with other programs,
and to distribute those combinations without any restriction coming
from the use of this file.  (The General Public License restrictions
do apply in other respects; for example, they cover modification of
the file, and distribution when not linked into a combine
executable.)

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; see the file COPYING.  If not, write to
the Free Software Foundation, 51 Franklin Street, Fifth Floor,
Boston, MA 02110-1301, USA.  */

/* See an explanation about .init and .fini in crti.asm.  */

        .section .init
#if __SHMEDIA__
        add     r14, r63, r15
        ld.q    r15, 0, r18
        ptabs   r18, tr0
        ld.q    r15, 8, r14
        addi    r15, 16, r15
        blink   tr0, r63
#elif __SH5__ && ! __SHMEDIA__
        mov     r14,r15
        lds.l   @r14+,pr
        mov.l   @r14,r14
        rts
        add     #8,r15
#else
        mov     r14,r15
        lds.l   @r15+,pr
        mov.l   @r15+,r14
        rts
#ifdef __ELF__
        mov.l   @r15+,r12
#else
        nop
#endif
#endif /* __SHMEDIA__ */

        .section .fini
#if __SHMEDIA__
        add     r14, r63, r15
        ld.q    r15, 0, r18
        ptabs   r18, tr0
        ld.q    r15, 8, r14
        addi    r15, 16, r15
        blink   tr0, r63
#elif __SH5__ && ! __SHMEDIA__
        mov     r14,r15
        lds.l   @r14+,pr
        mov.l   @r14,r14
        rts
        add     #8,r15
#else
        mov     r14,r15
        lds.l   @r15+,pr
        mov.l   @r15+,r14
        rts
#ifdef __ELF__
        mov.l   @r15+,r12
#else
        nop
#endif
#endif /* __SHMEDIA__ */

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.