OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [g++.old-deja/] [g++.law/] [arm6.C] - Rev 816

Compare with Previous | Blame | View Log

// { dg-do assemble  }
// GROUPS passed ARM-compliance
// arm file
// Message-Id: <9211231051.AA11287@us-es.sel.de>
// From: dcb@us-es.sel.de
// Subject: ARM page 87
// Date: Mon, 23 Nov 92 11:51:38 +0100


int main() {
        int a;

        switch (a) {
        case 1:
                int v2 = 3;// { dg-error "" }    crosses.*
        case 2:// { dg-error "" }  jump.*
                if (v2 == 7)    // error not flagged by 2.3.1
                        ;
        }

        return 0;
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.