URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [simd-2.c] - Rev 856
Go to most recent revision | Compare with Previous | Blame | View Log
/* Purpose: Test generic SIMD support, V8HImode. This test should work regardless of if the target has SIMD instructions. */ typedef short __attribute__((vector_size (16))) vecint; vecint i = { 150, 100, 150, 200, 0, 0, 0, 0 }; vecint j = { 10, 13, 20, 30, 1, 1, 1, 1 }; vecint k; union { vecint v; short i[8]; } res; /* This should go away once we can use == and != on vector types. */ void verify (int a1, int a2, int a3, int a4, int b1, int b2, int b3, int b4) { if (a1 != b1 || a2 != b2 || a3 != b3 || a4 != b4) abort (); } int main () { k = i + j; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], 160, 113, 170, 230); k = i * j; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], 1500, 1300, 3000, 6000); k = i / j; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], 15, 7, 7, 6); k = i & j; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], 2, 4, 20, 8); k = i | j; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], 158, 109, 150, 222); k = i ^ j; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], 156, 105, 130, 214); k = -i; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], -150, -100, -150, -200); k = ~i; res.v = k; verify (res.i[0], res.i[1], res.i[2], res.i[3], -151, -101, -151, -201); exit (0); }
Go to most recent revision | Compare with Previous | Blame | View Log