OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse3-movddup.c] - Rev 825

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run { target i?86-*-* x86_64-*-* } } */
/* { dg-options "-O2 -msse3" } */
#include <pmmintrin.h>
#include <stdlib.h>
#include "../../gcc.dg/i386-cpuid.h"
 
static void sse3_test (void);
 
int
main ()
{
  unsigned long cpu_facilities;
 
  cpu_facilities = i386_cpuid_ecx ();
 
  /* Run SSE3 test only if host has SSE3 support.  */
  if ((cpu_facilities & bit_SSE3))
    sse3_test ();
 
  exit (0);
}
 
static void
sse3_test_movddup_mem (double *i1, double *r)
{
  __m128d t1 = _mm_loaddup_pd (i1);
 
  _mm_storeu_pd (r, t1);
}
 
static double cnst1 [2] = {1.0, 1.0};
 
static void
sse3_test_movddup_reg (double *i1, double *r)
{
  __m128d t1 = _mm_loadu_pd (i1);
  __m128d t2 = _mm_loadu_pd (&cnst1[0]);
 
  t1  = _mm_mul_pd (t1, t2);
  t2  = _mm_movedup_pd (t1);
 
  _mm_storeu_pd (r, t2);
}
 
static void
sse3_test_movddup_reg_subsume_unaligned (double *i1, double *r)
{
  __m128d t1 = _mm_loadu_pd (i1);
  __m128d t2 = _mm_movedup_pd (t1);
 
  _mm_storeu_pd (r, t2);
}
 
static void
sse3_test_movddup_reg_subsume_ldsd (double *i1, double *r)
{
  __m128d t1 = _mm_load_sd (i1);
  __m128d t2 = _mm_movedup_pd (t1);
 
  _mm_storeu_pd (r, t2);
}
 
static void
sse3_test_movddup_reg_subsume (double *i1, double *r)
{
  __m128d t1 = _mm_load_pd (i1);
  __m128d t2 = _mm_movedup_pd (t1);
 
  _mm_storeu_pd (r, t2);
}
 
static int
chk_pd (double *v1, double *v2)
{
  int i;
  int n_fails = 0;
 
  for (i = 0; i < 2; i++)
    if (v1[i] != v2[i])
      n_fails += 1;
 
  return n_fails;
}
 
static double p1[2] __attribute__ ((aligned(16)));
static double p2[2];
static double ck[2];
 
static double vals[80] =
  {
    100.0,  200.0, 300.0, 400.0, 5.0, -1.0, .345, -21.5,
    1100.0, 0.235, 321.3, 53.40, 0.3, 10.0, 42.0, 32.52,
    32.6,   123.3, 1.234, 2.156, 0.1, 3.25, 4.75, 32.44,
    12.16,  52.34, 64.12, 71.13, -.1, 2.30, 5.12, 3.785,
    541.3,  321.4, 231.4, 531.4, 71., 321., 231., -531.,
    23.45,  23.45, 23.45, 23.45, 23.45, 23.45, 23.45, 23.45,
    23.45,  -1.43, -6.74, 6.345, -20.1, -20.1, -40.1, -40.1,
    1.234,  2.345, 3.456, 4.567, 5.678, 6.789, 7.891, 8.912,
    -9.32,  -8.41, -7.50, -6.59, -5.68, -4.77, -3.86, -2.95,
    9.32,  8.41, 7.50, 6.59, -5.68, -4.77, -3.86, -2.95
  };
 
static void
sse3_test (void)
{
  int i;
  int fail = 0;
 
  for (i = 0; i < 80; i += 1)
    {
      p1[0] = vals[i+0];
 
      ck[0] = p1[0];
      ck[1] = p1[0];
 
      sse3_test_movddup_mem (p1, p2);
 
      fail += chk_pd (ck, p2);
 
      sse3_test_movddup_reg (p1, p2);
 
      fail += chk_pd (ck, p2);
 
      sse3_test_movddup_reg_subsume (p1, p2);
 
      fail += chk_pd (ck, p2);
 
      sse3_test_movddup_reg_subsume_unaligned (p1, p2);
 
      fail += chk_pd (ck, p2);
 
      sse3_test_movddup_reg_subsume_ldsd (p1, p2);
 
      fail += chk_pd (ck, p2);
    }
 
  if (fail != 0)
    abort ();
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.