URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [gdb/] [features/] [rs6000/] [powerpc-601.xml] - Rev 840
Compare with Previous | Blame | View Log
<?xml version="1.0"?><!-- Copyright (C) 2007, 2008 Free Software Foundation, Inc.Copying and distribution of this file, with or without modification,are permitted in any medium without royalty provided the copyrightnotice and this notice are preserved. --><!-- IBM POWER (pre-PowerPC) architecture, user-level view. We only coveruser-level SPR's. --><!DOCTYPE target SYSTEM "gdb-target.dtd"><target><!-- This description is slightly different from the standardorg.gnu.gdb.power.core, to accomodate mq. --><feature name="org.gnu.gdb.power.core"><reg name="r0" bitsize="32"/><reg name="r1" bitsize="32"/><reg name="r2" bitsize="32"/><reg name="r3" bitsize="32"/><reg name="r4" bitsize="32"/><reg name="r5" bitsize="32"/><reg name="r6" bitsize="32"/><reg name="r7" bitsize="32"/><reg name="r8" bitsize="32"/><reg name="r9" bitsize="32"/><reg name="r10" bitsize="32"/><reg name="r11" bitsize="32"/><reg name="r12" bitsize="32"/><reg name="r13" bitsize="32"/><reg name="r14" bitsize="32"/><reg name="r15" bitsize="32"/><reg name="r16" bitsize="32"/><reg name="r17" bitsize="32"/><reg name="r18" bitsize="32"/><reg name="r19" bitsize="32"/><reg name="r20" bitsize="32"/><reg name="r21" bitsize="32"/><reg name="r22" bitsize="32"/><reg name="r23" bitsize="32"/><reg name="r24" bitsize="32"/><reg name="r25" bitsize="32"/><reg name="r26" bitsize="32"/><reg name="r27" bitsize="32"/><reg name="r28" bitsize="32"/><reg name="r29" bitsize="32"/><reg name="r30" bitsize="32"/><reg name="r31" bitsize="32"/><reg name="pc" bitsize="32" regnum="64"/><reg name="msr" bitsize="32"/><reg name="cr" bitsize="32"/><reg name="lr" bitsize="32"/><reg name="ctr" bitsize="32"/><reg name="xer" bitsize="32"/><reg name="mq" bitsize="32" regnum="124"/></feature><xi:include href="power-fpu.xml"/><xi:include href="power-oea.xml"/><feature name="601"><reg name="hid0" bitsize="32"/><reg name="hid1" bitsize="32"/><reg name="iabr" bitsize="32"/><reg name="pir" bitsize="32" regnum="123"/><reg name="rtcu" bitsize="32" regnum="125"/><reg name="rtcl" bitsize="32"/></feature></target>
