OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [common/] [sim-basics.h] - Rev 840

Compare with Previous | Blame | View Log

/* The common simulator framework for GDB, the GNU Debugger.
 
   Copyright 2002, 2004, 2007, 2008 Free Software Foundation, Inc.
 
   Contributed by Andrew Cagney and Red Hat.
 
   This file is part of GDB.
 
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
 
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
 
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#ifndef _SIM_BASICS_H_
#define _SIM_BASICS_H_
 
 
/* Basic configuration */
 
#ifdef HAVE_CONFIG_H
#include "cconfig.h"
#endif
 
/* Basic host dependant mess - hopefully <stdio.h> + <stdarg.h> will
   bring potential conflicts out in the open */
 
#include <stdarg.h>
#include <stdio.h>
#include <setjmp.h>
 
#ifdef __CYGWIN32__
extern int vasprintf (char **result, const char *format, va_list args);
extern int asprintf (char **result, const char *format, ...);
#endif
 
 
#ifndef NULL
#define NULL 0
#endif
 
 
 
/* Some versions of GCC include an attribute operator, define it */
 
#if !defined (__attribute__)
#if (!defined(__GNUC__) || (__GNUC__ < 2) || (__GNUC__ == 2 && __GNUC_MINOR__ < 6))
#define __attribute__(arg)
#endif
#endif
 
 
/* Global types that code manipulates */
 
typedef struct _device device;
struct hw;
struct _sim_fpu;
 
 
/* Generic address space (maps) and access attributes */
 
enum {
  read_map = 0,
  write_map = 1,
  exec_map = 2,
  io_map = 3,
  nr_maps = 32, /* something small */
};
 
enum {
  access_invalid = 0,
  access_read = 1 << read_map,
  access_write = 1 << write_map,
  access_exec = 1 << exec_map,
  access_io = 1 << io_map,
};
 
enum {
  access_read_write = (access_read | access_write),
  access_read_exec = (access_read | access_exec),
  access_write_exec = (access_write | access_exec),
  access_read_write_exec = (access_read | access_write | access_exec),
  access_read_io = (access_read | access_io),
  access_write_io = (access_write | access_io),
  access_read_write_io = (access_read | access_write | access_io),
  access_exec_io = (access_exec | access_io),
  access_read_exec_io = (access_read | access_exec | access_io),
  access_write_exec_io = (access_write | access_exec | access_io),
  access_read_write_exec_io = (access_read | access_write | access_exec | access_io),
};
 
 
/* disposition of an object when things are reset */
 
typedef enum {
  permenant_object,
  temporary_object,
} object_disposition;
 
 
/* Memory transfer types */
 
typedef enum _transfer_type {
  read_transfer,
  write_transfer,
} transfer_type;
 
 
/* directions */
 
typedef enum {
  bidirect_port,
  input_port,
  output_port,
} port_direction;
 
 

/* Basic definitions - ordered so that nothing calls what comes after it.  */
 
/* FIXME: conditionalizing tconfig.h on HAVE_CONFIG_H seems wrong.  */
#ifdef HAVE_CONFIG_H
#include "tconfig.h"
#endif
 
#include "ansidecl.h"
#include "gdb/callback.h"
#include "gdb/remote-sim.h"
 
#include "sim-config.h"
 
#include "sim-inline.h"
 
#include "sim-types.h"
#include "sim-bits.h"
#include "sim-endian.h"
#include "sim-signal.h"
#include "sim-arange.h"
 
#include "sim-utils.h"
 
/* Note: Only the simpler interfaces are defined here.  More heavy
   weight objects, such as core and events, are defined in the more
   serious sim-base.h header. */
 
#endif /* _SIM_BASICS_H_ */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.