URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [common/] [sim-signal.h] - Rev 840
Compare with Previous | Blame | View Log
/* Simulator signal support Copyright (C) 1997, 2007, 2008 Free Software Foundation, Inc. Contributed by Cygnus Support This file is part of the GNU Simulators. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program. If not, see <http://www.gnu.org/licenses/>. */ #ifndef SIM_SIGNAL_H #define SIM_SIGNAL_H #include "gdb/signals.h" /* Signals we use. This provides a layer between our values and host/target values. */ typedef enum { SIM_SIGNONE = 64, /* illegal insn */ SIM_SIGILL, /* breakpoint */ SIM_SIGTRAP, /* misaligned memory access */ SIM_SIGBUS, /* tried to read/write memory that's not readable/writable */ SIM_SIGSEGV, /* cpu limit exceeded */ SIM_SIGXCPU, /* simulation interrupted (sim_stop called) */ SIM_SIGINT, /* Floating point or integer divide */ SIM_SIGFPE, /* simulation aborted */ SIM_SIGABRT } SIM_SIGNAL; int sim_signal_to_host (SIM_DESC sd, SIM_SIGNAL); enum target_signal sim_signal_to_target (SIM_DESC sd, SIM_SIGNAL); #endif /* SIM_SIGNAL_H */