OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [t-sp.s] - Rev 855

Go to most recent revision | Compare with Previous | Blame | View Log

.include "t-macros.i"
 
	start
 
;;; Read/Write values to SPU/SPI
 
	loadpsw2 0
	ldi sp, 0xdead
	loadpsw2 PSW_SM
	ldi sp, 0xbeef
 
	loadpsw2 0
	check 1 sp 0xdead
	loadpsw2 PSW_SM
	check 2 sp 0xbeef
 
	exit0
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.