URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wsad.cgs] - Rev 24
Go to most recent revision | Compare with Previous | Blame | View Log
# Intel(r) Wireless MMX(tm) technology testcase for WSAD# mach: xscale# as: -mcpu=xscale+iwmmxt.include "testutils.inc"start.global wsadwsad:# Enable access to CoProcessors 0 & 1 before# we attempt these instructions.mvi_h_gr r1, 3mcr p15, 0, r1, cr15, cr1, 0# Test Byte wide absolute accumulationmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x22222222mvi_h_gr r4, 0x22222222mvi_h_gr r5, 0x22222222tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsadb wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x22222222test_h_gr r4, 0x2222258etest_h_gr r5, 0x00000000# Test Byte wide absolute accumulation with zeroingmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x22222222mvi_h_gr r4, 0x22222222mvi_h_gr r5, 0x22222222tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsadbz wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x22222222test_h_gr r4, 0x0000036ctest_h_gr r5, 0x00000000# Test Halfword wide absolute accumulationmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x22222222mvi_h_gr r4, 0x22222222mvi_h_gr r5, 0x22222222tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsadh wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x22222222test_h_gr r4, 0x22239e14test_h_gr r5, 0x00000000# Test Halfword wide absolute accumulation with zeroingmvi_h_gr r0, 0x12345678mvi_h_gr r1, 0x9abcdef0mvi_h_gr r2, 0x11111111mvi_h_gr r3, 0x22222222mvi_h_gr r4, 0x22222222mvi_h_gr r5, 0x22222222tmcrr wr0, r0, r1tmcrr wr1, r2, r3tmcrr wr2, r4, r5wsadhz wr2, wr0, wr1tmrrc r0, r1, wr0tmrrc r2, r3, wr1tmrrc r4, r5, wr2test_h_gr r0, 0x12345678test_h_gr r1, 0x9abcdef0test_h_gr r2, 0x11111111test_h_gr r3, 0x22222222test_h_gr r4, 0x00017bf2test_h_gr r5, 0x00000000pass
Go to most recent revision | Compare with Previous | Blame | View Log