URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wzero.cgs] - Rev 816

Go to most recent revision | Compare with Previous | Blame | View Log

# Intel(r) Wireless MMX(tm) technology testcase for WZERO
# mach: xscale
# as: -mcpu=xscale+iwmmxt

        .include "testutils.inc"

        start

        .global wzero
wzero:
        # Enable access to CoProcessors 0 & 1 before
        # we attempt these instructions.

        mvi_h_gr   r1, 3
        mcr        p15, 0, r1, cr15, cr1, 0
        
        mvi_h_gr   r0, 0x12345678
        mvi_h_gr   r1, 0x9abcdef0

        tmcrr      wr0, r0, r1

        wzero      wr0
        
        tmrrc      r0, r1, wr0
        
        test_h_gr  r0, 0x00000000
        test_h_gr  r1, 0x00000000
        
        pass

Go to most recent revision | Compare with Previous | Blame | View Log

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wzero.cgs] - Rev 816