OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [fr30/] [bandl.cgs] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

# fr30 testcase for bandl $Rj,@$Ri
# mach(): fr30

        .include "testutils.inc"

        START

        .text
        .global bandl
bandl:
        ; Test bandl $Rj,@$Ri
        mvi_h_mem       0x55555555,sp
        set_cc          0x0f            ; Condition codes should not change
        bandl           0x0a,@sp
        test_cc         1 1 1 1
        test_h_mem      0x50555555,sp

        mvi_h_mem       0xffffffff,sp
        set_cc          0x04            ; Condition codes should not change
        bandl           0x0a,@sp
        test_cc         0 1 0 0
        test_h_mem      0xfaffffff,sp

        mvi_h_mem       0x5effffff,sp
        set_cc          0x0a            ; Condition codes should not change
        bandl           0x07,@sp
        test_cc         1 0 1 0
        test_h_mem      0x56ffffff,sp

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.