OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [fr30/] [bn.cgs] - Rev 840

Compare with Previous | Blame | View Log

# fr30 testcase for bn $label9
# mach(): fr30

        .include "testutils.inc"

        START

        .text
        .global bn
bn:
        ; Test bn $label9
        set_cc          0x0f            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x0e            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x0d            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x0c            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x0b            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x0a            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x09            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x08            ; condition codes are irrelevent
        take_branch     bn

        set_cc          0x07            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x06            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x05            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x04            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x03            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x02            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x01            ; condition codes are irrelevent
        no_branch       bn

        set_cc          0x00            ; condition codes are irrelevent
        no_branch       bn

        ; Test bn:d label9
        set_cc          0x0f            ; condition codes are irrelevent
        take_branch_d   bn:d 0xf

        set_cc          0x0e            ; condition codes are irrelevent
        take_branch_d   bn:d 0xe

        set_cc          0x0d            ; condition codes are irrelevent
        take_branch_d   bn:d 0xd

        set_cc          0x0c            ; condition codes are irrelevent
        take_branch_d   bn:d 0xc

        set_cc          0x0b            ; condition codes are irrelevent
        take_branch_d   bn:d 0xb

        set_cc          0x0a            ; condition codes are irrelevent
        take_branch_d   bn:d 0xa

        set_cc          0x09            ; condition codes are irrelevent
        take_branch_d   bn:d 0x9

        set_cc          0x08            ; condition codes are irrelevent
        take_branch_d   bn:d 0x8

        set_cc          0x07            ; condition codes are irrelevent
        no_branch_d     bn:d 0x7

        set_cc          0x06            ; condition codes are irrelevent
        no_branch_d     bn:d 0x6

        set_cc          0x05            ; condition codes are irrelevent
        no_branch_d     bn:d 0x5

        set_cc          0x04            ; condition codes are irrelevent
        no_branch_d     bn:d 0x4

        set_cc          0x03            ; condition codes are irrelevent
        no_branch_d     bn:d 0x3

        set_cc          0x02            ; condition codes are irrelevent
        no_branch_d     bn:d 0x2

        set_cc          0x01            ; condition codes are irrelevent
        no_branch_d     bn:d 0x1

        set_cc          0x00            ; condition codes are irrelevent
        no_branch_d     bn:d 0x0

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.