OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [ckc.cgs] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

# frv testcase for ckc $ICCi,$CCj_int
# mach: all

        .include "testutils.inc"

        start

        .global ckc
ckc:
        set_spr_immed   0x1b1b,cccr
        set_icc         0x0 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x1 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x2 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x3 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x4 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x5 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x6 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x7 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x8 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0x9 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0xa 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0xb 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0xc 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0xd 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0xe 0
        ckc             icc0,cc7
        test_spr_immed  0x9b1b,cccr

        set_spr_immed   0x1b1b,cccr
        set_icc         0xf 0
        ckc             icc0,cc7
        test_spr_immed  0xdb1b,cccr

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.