URL https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr550/] [cmqsubhss.cgs] - Rev 827

Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for cmqsubhss $FRi,$FRj,$FRj,$CCi,$cond
# mach: all

        .include "../testutils.inc"

        start

        .global msubhss
msubhss:
        set_spr_immed   0x1b1b,cccr

        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0x0000,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0xbeef,fr13
        cmqsubhss       fr10,fr12,fr14,cc0,1
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0xdead,0x4111,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x0000,0xdead,fr10
        set_fr_iimmed   0x1234,0x5678,fr11
        set_fr_iimmed   0xbeef,0x0000,fr12
        set_fr_iimmed   0x1111,0x1111,fr13
        cmqsubhss       fr10,fr12,fr14,cc0,1
        test_fr_limmed  0x4111,0xdead,fr14
        test_fr_limmed  0x0123,0x4567,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0xffff,0xffff,fr12
        set_fr_iimmed   0xfffe,0xffff,fr13
        cmqsubhss       fr10,fr12,fr14,cc0,1
        test_fr_limmed  0x1235,0x5679,fr14
        test_fr_limmed  0x7fff,0x7fff,fr15
        test_spr_bits   0x3c,2,0x2,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x8001,0x8001,fr10
        set_fr_iimmed   0x8001,0x8001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        cmqsubhss       fr10,fr12,fr14,cc4,1
        test_fr_limmed  0x8000,0x8000,fr14
        test_fr_limmed  0x8000,0x8000,fr15
        test_spr_bits   0x3c,2,0x6,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0xffff,0xffff,fr11
        set_fr_iimmed   0x8000,0x8000,fr12
        set_fr_iimmed   0x8000,0x8000,fr13
        cmqsubhss.p     fr10,fr10,fr14,cc4,1
        cmqsubhss       fr12,fr10,fr16,cc4,1
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0x0000,0x0000,fr15
        test_fr_limmed  0x8000,0x8000,fr16
        test_fr_limmed  0x8001,0x8001,fr17
        test_spr_bits   0x3c,2,0xc,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0x0000,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0xbeef,fr13
        cmqsubhss       fr10,fr12,fr14,cc1,0
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0xdead,0x4111,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x0000,0xdead,fr10
        set_fr_iimmed   0x1234,0x5678,fr11
        set_fr_iimmed   0xbeef,0x0000,fr12
        set_fr_iimmed   0x1111,0x1111,fr13
        cmqsubhss       fr10,fr12,fr14,cc1,0
        test_fr_limmed  0x4111,0xdead,fr14
        test_fr_limmed  0x0123,0x4567,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0xffff,0xffff,fr12
        set_fr_iimmed   0xfffe,0xffff,fr13
        cmqsubhss       fr10,fr12,fr14,cc1,0
        test_fr_limmed  0x1235,0x5679,fr14
        test_fr_limmed  0x7fff,0x7fff,fr15
        test_spr_bits   0x3c,2,0x2,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x8001,0x8001,fr10
        set_fr_iimmed   0x8001,0x8001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        cmqsubhss       fr10,fr12,fr14,cc5,0
        test_fr_limmed  0x8000,0x8000,fr14
        test_fr_limmed  0x8000,0x8000,fr15
        test_spr_bits   0x3c,2,0x6,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0xffff,0xffff,fr11
        set_fr_iimmed   0x8000,0x8000,fr12
        set_fr_iimmed   0x8000,0x8000,fr13
        cmqsubhss.p     fr10,fr10,fr14,cc5,0
        cmqsubhss       fr12,fr10,fr16,cc5,0
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0x0000,0x0000,fr15
        test_fr_limmed  0x8000,0x8000,fr16
        test_fr_limmed  0x8001,0x8001,fr17
        test_spr_bits   0x3c,2,0xc,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_fr_iimmed   0x1111,0x1111,fr14
        set_fr_iimmed   0x2222,0x2222,fr15
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0x0000,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0xbeef,fr13
        cmqsubhss       fr10,fr12,fr14,cc0,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x0000,0xdead,fr10
        set_fr_iimmed   0x1234,0x5678,fr11
        set_fr_iimmed   0xbeef,0x0000,fr12
        set_fr_iimmed   0x1111,0x1111,fr13
        cmqsubhss       fr10,fr12,fr14,cc0,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0xffff,0xffff,fr12
        set_fr_iimmed   0xfffe,0xffff,fr13
        cmqsubhss       fr10,fr12,fr14,cc0,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x8001,0x8001,fr10
        set_fr_iimmed   0x8001,0x8001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        cmqsubhss       fr10,fr12,fr14,cc4,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x3333,0x3333,fr16
        set_fr_iimmed   0x4444,0x4444,fr17
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0xffff,0xffff,fr11
        set_fr_iimmed   0x8000,0x8000,fr12
        set_fr_iimmed   0x8000,0x8000,fr13
        cmqsubhss.p     fr10,fr10,fr14,cc4,0
        cmqsubhss       fr12,fr10,fr16,cc4,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_fr_limmed  0x3333,0x3333,fr16
        test_fr_limmed  0x4444,0x4444,fr17
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x1111,0x1111,fr14
        set_fr_iimmed   0x2222,0x2222,fr15
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0x0000,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0xbeef,fr13
        cmqsubhss       fr10,fr12,fr14,cc1,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x0000,0xdead,fr10
        set_fr_iimmed   0x1234,0x5678,fr11
        set_fr_iimmed   0xbeef,0x0000,fr12
        set_fr_iimmed   0x1111,0x1111,fr13
        cmqsubhss       fr10,fr12,fr14,cc1,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0xffff,0xffff,fr12
        set_fr_iimmed   0xfffe,0xffff,fr13
        cmqsubhss       fr10,fr12,fr14,cc1,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x8001,0x8001,fr10
        set_fr_iimmed   0x8001,0x8001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        cmqsubhss       fr10,fr12,fr14,cc5,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x3333,0x3333,fr16
        set_fr_iimmed   0x4444,0x4444,fr17
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0xffff,0xffff,fr11
        set_fr_iimmed   0x8000,0x8000,fr12
        set_fr_iimmed   0x8000,0x8000,fr13
        cmqsubhss.p     fr10,fr10,fr14,cc5,1
        cmqsubhss       fr12,fr10,fr16,cc5,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_fr_limmed  0x3333,0x3333,fr16
        test_fr_limmed  0x4444,0x4444,fr17
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x1111,0x1111,fr14
        set_fr_iimmed   0x2222,0x2222,fr15
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0x0000,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0xbeef,fr13
        cmqsubhss       fr10,fr12,fr14,cc2,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x0000,0xdead,fr10
        set_fr_iimmed   0x1234,0x5678,fr11
        set_fr_iimmed   0xbeef,0x0000,fr12
        set_fr_iimmed   0x1111,0x1111,fr13
        cmqsubhss       fr10,fr12,fr14,cc2,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0xffff,0xffff,fr12
        set_fr_iimmed   0xfffe,0xffff,fr13
        cmqsubhss       fr10,fr12,fr14,cc2,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x8001,0x8001,fr10
        set_fr_iimmed   0x8001,0x8001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        cmqsubhss       fr10,fr12,fr14,cc6,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x3333,0x3333,fr16
        set_fr_iimmed   0x4444,0x4444,fr17
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0xffff,0xffff,fr11
        set_fr_iimmed   0x8000,0x8000,fr12
        set_fr_iimmed   0x8000,0x8000,fr13
        cmqsubhss.p     fr10,fr10,fr14,cc6,1
        cmqsubhss       fr12,fr10,fr16,cc6,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_fr_limmed  0x3333,0x3333,fr16
        test_fr_limmed  0x4444,0x4444,fr17
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is set
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x1111,0x1111,fr14
        set_fr_iimmed   0x2222,0x2222,fr15
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0x0000,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0xbeef,fr13
        cmqsubhss       fr10,fr12,fr14,cc3,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x0000,0xdead,fr10
        set_fr_iimmed   0x1234,0x5678,fr11
        set_fr_iimmed   0xbeef,0x0000,fr12
        set_fr_iimmed   0x1111,0x1111,fr13
        cmqsubhss       fr10,fr12,fr14,cc3,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0xffff,0xffff,fr12
        set_fr_iimmed   0xfffe,0xffff,fr13
        cmqsubhss       fr10,fr12,fr14,cc3,1
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x8001,0x8001,fr10
        set_fr_iimmed   0x8001,0x8001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        cmqsubhss       fr10,fr12,fr14,cc7,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x3333,0x3333,fr16
        set_fr_iimmed   0x4444,0x4444,fr17
        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0xffff,0xffff,fr11
        set_fr_iimmed   0x8000,0x8000,fr12
        set_fr_iimmed   0x8000,0x8000,fr13
        cmqsubhss.p     fr10,fr10,fr14,cc7,1
        cmqsubhss       fr12,fr10,fr16,cc7,0
        test_fr_limmed  0x1111,0x1111,fr14
        test_fr_limmed  0x2222,0x2222,fr15
        test_fr_limmed  0x3333,0x3333,fr16
        test_fr_limmed  0x4444,0x4444,fr17
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is set
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        pass
Go to most recent revision | Compare with Previous | Blame | View Log
Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr550/] [cmqsubhss.cgs] - Rev 827
