URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr550/] [mqsubhus.cgs] - Rev 816

Go to most recent revision | Compare with Previous | Blame | View Log

# frv testcase for msubhus $FRi,$FRj,$FRj
# mach: all

        .include "../testutils.inc"

        start

        .global msubhus
msubhus:
        set_fr_iimmed   0x0000,0x0000,fr10
        set_fr_iimmed   0xdead,0xbeef,fr11
        set_fr_iimmed   0x0000,0x0000,fr12
        set_fr_iimmed   0x0000,0x0000,fr13
        mqsubhus        fr10,fr12,fr14
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0xdead,0xbeef,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x7ffe,0x7ffe,fr11
        set_fr_iimmed   0x1111,0x1111,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        mqsubhus        fr10,fr12,fr14
        test_fr_limmed  0x0123,0x4567,fr14
        test_fr_limmed  0x7ffc,0x7ffd,fr15
        test_spr_bits   0x3c,2,0,msr0           ; msr0.sie is clear
        test_spr_bits   2,1,0,msr0              ; msr0.ovf not set
        test_spr_bits   1,0,0,msr0              ; msr0.aovf not set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt always set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0x0001,0x0001,fr11
        set_fr_iimmed   0x0001,0x0002,fr12
        set_fr_iimmed   0x0002,0x0001,fr13
        mqsubhus        fr10,fr12,fr14
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0x0000,0x0000,fr15
        test_spr_bits   0x3c,2,0x6,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        set_spr_immed   0,msr0
        set_fr_iimmed   0x0001,0x0001,fr10
        set_fr_iimmed   0x0002,0x0002,fr11
        set_fr_iimmed   0x0000,0x0001,fr12
        set_fr_iimmed   0x0002,0x0003,fr13
        mqsubhus.p      fr10,fr10,fr14
        mqsubhus        fr10,fr12,fr16
        test_fr_limmed  0x0000,0x0000,fr14
        test_fr_limmed  0x0000,0x0000,fr15
        test_fr_limmed  0x0001,0x0000,fr16
        test_fr_limmed  0x0000,0x0000,fr17
        test_spr_bits   0x3c,2,0x1,msr0         ; msr0.sie is set
        test_spr_bits   2,1,1,msr0              ; msr0.ovf set
        test_spr_bits   1,0,1,msr0              ; msr0.aovf set
        test_spr_bits   0x7000,12,1,msr0        ; msr0.mtt set

        pass

Go to most recent revision | Compare with Previous | Blame | View Log

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [frv/] [fr550/] [mqsubhus.cgs] - Rev 816