OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [seth.cgs] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

# m32r testcase for seth $dr,#$hi16
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global seth
seth:
        seth      r4, #0x1234

        ; do not use test_h_gr macro since this uses seth

        srli      r4, #16
        ld24      r5, #0x1234
        beq       r4, r5, ok

        fail
ok:
        pass

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.