URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [stb-d.cgs] - Rev 24

Go to most recent revision | Compare with Previous | Blame | View Log

# m32r testcase for stb $src1,@($slo16,$src2)
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global stb_d
stb_d:
        mvaddr_h_gr r4, data_loc
        mvi_h_gr    r5, 0x1234

        stb r5, @(#8,r4)

        mvaddr_h_gr r4, data_loc2
        ld r4, @r4
        test_h_gr r4, 0x34000000 ; big endian processor

        pass

data_loc:
        .word 0
        .word 0
data_loc2:
        .word 0

Go to most recent revision | Compare with Previous | Blame | View Log

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [stb-d.cgs] - Rev 24