OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movl2.cgs] - Rev 840

Compare with Previous | Blame | View Log

# sh testcase for mov.l $rm, @-$rn -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

        .include "compact/testutils.inc"

        start

        mov #30, r1
        shll8 r1
        # Save address.
        mov r1, r7

init:
        # Build up a distinctive bit pattern.
        mov #1, r2
        shll8 r2
        add #12, r2
        shll8 r2
        add #85, r2
        shll8 r2
        add #170, r2
        mov.l r2, @-r1

check:
        # Compare the value loaded into another reg.
        mov.l @r1, r3
        cmp/eq r2, r3
        bf wrong
        
dec:
        # Ensure address is decremented.
        mov #4, r6
        sub r6, r7
        cmp/eq r1, r7
        bf wrong

okay:   
        pass

wrong:
        fail

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.